A BIST Technique for Sigma-Delta Modulators Based on Circuit Recon guration
نویسندگان
چکیده
Sigma-Delta ( ) modulation has become a popular technique for achieving high resolution in modern A/D and D/A converters. On-chip test techniques for this type of circuits have been made available recently in the literature. These techniques are based on measuring parameters such as signal-to-noise ratio (SNR) and harmonic and intermodulation distortion. However, they require considerable on-chip digital signal processing capabilities for computing these measures. In this work, we present a BIST technique for modulators based on circuit recon guration and comparison. We illustrate the approach for the case of a double-loop band-pass modulator which is made self-testable by adding some simple circuitry and logic to control the tests.
منابع مشابه
Time-Mode Signal Quantization for Use in Sigma-Delta Modulators
The rapid scaling in modern CMOS technology has motivated the researchers to design new analog-to-digital converter (ADC) architectures that can properly work in lower supply voltage. An exchanging the data quantization procedure from the amplitude to the time domain, can be a promising alternative well adapt with the technology scaling. This paper is going to review the recent development in t...
متن کاملTesting Second-Order Delta-Sigma Modulators Using Pseudo-Random Patterns
Single-bit second-order delta-sigma modulators are commonly used in high-resolution ADCs. This type of modulator requires high-resolution test stimulus, which is difficult to generate. This paper proposes a novel and robust technique to determine the performance of the modulator by characterizing its key parameters using a pseudo-random pattern sequence. This technique is suitable for BIST appl...
متن کاملDecrease in Hardware Consumption and Quantization Noise of Digital Delta-Sigma Modulators and Implementation by VHDL
A new structure is presented for digital delta-sigma modulator (DDSM). Novel architecture decreases hardware consumption, output quantization noise and spurs in Comparison to previous architectures. In order to reduce the delay, power consumption and increase maximum working frequency, the pipelining technique and the carry skip adder are used. Simulation proposed architecture shows that the qu...
متن کاملA Review on System Level Behavioral Modeling and Post Simulation of Built- in-Self-Test of Sigma-Delta Modulator Analog-to-Digital Converter
This paper reported extensive study and research proposal of Post simulation and behavioral modeling of Second Order sigma-delta modulator BIST technique in which include non-ideality factor such as offset error and clock jitters. For the test of the digital parts, BIST techniques have been developed and are broadly implemented in current chips. BIST technique not only avoids depending on the o...
متن کاملThe Erlangen Slot Machine - An FPGA-Based Partially Reconfigurable Computer
Partial recon guration is a special case of device con guration that allows to change only parts of a hardware circuit at run-time. Only a prede ned region of an FPGA is updated while the remainder of the device continues to operate undisturbed. This is especially valuable when a device operates in a missioncritical environment and cannot be disrupted while a subsystem is rede ned for performan...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1999